| .. |
|
basic.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
broadcast.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
constant-add-scalar.mlir
|
[RefBackend] Fix leaks related to ABI boundaries.
|
2020-11-25 13:09:58 -08:00 |
|
constant-add.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
constant.mlir
|
Make input file to npcomp-run-mlir be positional.
|
2020-07-13 16:02:19 -07:00 |
|
control-flow-basic.mlir
|
Bump llvm-project to 444822d77a7fea28aa49edf24533c987efa1b2ee
|
2020-12-11 14:43:38 -08:00 |
|
conv_2d_nchw.mlir
|
Add TCF convolutional op with bias addition (#137)
|
2020-12-15 12:53:12 -08:00 |
|
elementwise.mlir
|
[RefBackend] Support element-wise multiply op
|
2020-10-27 19:41:23 -07:00 |
|
identity.mlir
|
Make input file to npcomp-run-mlir be positional.
|
2020-07-13 16:02:19 -07:00 |
|
invalid-broadcast.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
invalid-conv_2d_nchw.mlir
|
Add TCF convolutional op with bias addition (#137)
|
2020-12-15 12:53:12 -08:00 |
|
invalid-matmul.mlir
|
[RefE2E] Add support for matmul.
|
2020-09-18 11:31:01 -07:00 |
|
invalid-num-inputs.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
matmul.mlir
|
[RefE2E] Initialize the linalg matmul accumulator buffer.
|
2020-10-02 16:24:52 -07:00 |
|
mixed-rank.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
multi-output.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
multiple-ops.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
|
scalar.mlir
|
[RefE2E] Add assemblyFormat for TCF and TCP ops and tidy up.
|
2020-09-18 15:03:53 -07:00 |
85898aaf10